Abstract-This paper presents a graphical interface allowing the integration of free SPICE simulator into the Cadence Design Environment which is commonly used for integrated circuits Design. The developed interface is based on the SKILL language and does not require additional license. The capability of the developed interface to perform multiple simulation set-up, component parameterization, output results plotting, and technology files configuration are discussed and exemplified for the free ngspice simulator developed by Berkley University and using AMS 0.35µm technology.
INTRODUCTION
With the fast increase of the semiconductor fabrication, the EDA experts propose a diversity of simulators to the integrated circuits R&D companies. Some of the simulators, like Hspice (Synopsys), Spectre (Cadence), Eldo (Mentor), GoldenGate (Agilent), AFS (Berkley), require expensive licenses which are not affordable by the small companies or small budget project. The integration of free tools into the design flow that chip engineers can use to analyze semiconductor systems; can be a very robust solution. These free circuit simulators have sufficiently evolved in the last past years that nowadays are capable to met the requirements of a startup company. This paper has the goal to propose a free and robust graphical interface, which allows the integration of free simulators to cadence ADE (Analog Design Environment). The main advantage of this solution is the budget reduction, which is an important factor for the organization's capacity to achieve with confidence its purposes.
The developed interface does not violate any license during the integration of the free spice simulator. So the user should have the license just for the schematic editor, which is not expensive comparing to the simulator license. If, with the user experience, the accuracy and the simulation speed are mandatory or no longer satisfactory, the migration to another tool is going to be rapid, simple and almost unnoticed thanks to the friendly and flexible interface.
The rest of the article is organized as follow; section II presents an overview on the most used simulators and license constraints. The capability of the free simulator to perform all the simulation needed for the startup company is explained in section III. Section IV presents the interface's structure and explains the protocol used to control and link the free simulator to the ADE. Finally, a comparison between the simulation results derived from the SPECTRE simulator and those obtained by the free spice simulator is presented in section V.
II. SIMULATOR COST AND LICENSING CONSTRAINT
In this section, we are going to revise the market fragmentation [7] of the main non-free circuit simulators to see their capabilities ( Fig.1) and to better chose the free simulators (if exists) in order to met the project/startup requirements in term of application to be analyzed. The simulator vendors tends to migrate from one sector to another, depending on the customer needs and the new fabrication technologies, offering alternatives in term of improved speed, accuracy, or circuit capability. The migration towards nodes below 45nm was imposed by the low power, minimum fabrication cost and high performance requirements. A major concern while using these advanced technologies is the process variability, which degrades the yield. The need to perform Monte Carlo statistical analysis is the future concerns of the EDA experts so they directed their efforts in this direction. Parallelizing hundreds of thousands of runs to simulate signal-to-noise and distortion-ration of the A/D converters [8] or to perform 6-sigma variation without spending prohibitive simulation time is one of the proposed alternatives for memory chip companies which must verify that billions of repeated cells work correctly.
The EDA tools effort, in order to met these aggressive requirements imply higher licenses number and higher prices, which is in the disadvantage of the low budget projects/startups. If the application to be analyses does not require these kinds of resources, then a free circuit simulator can be much a better choice in term of benefits.
III. FREE SPICE SIMULATOR FEATURES
Simulation Program with Integrated Circuit Emphasis "SPICE" is a general purpose, open-source analog electronic circuit simulator. It is a powerful program that is used in integrated circuit and board-level design to check the integrity of circuit designs and to predict circuit behavior [4] . SPICE has been successful because it has been in the public domain, has gained widespread acceptance, and has spawned countless additional research projects in circuit simulation. Actually, SPICE became popular because it contained the analyses and models needed to design integrated circuits of the time, and was robust enough and fast enough to be practical to use [5] .
The main spice features are listed in section IV. These features may vary from simulator to another depends on its maturity. In our case, we are using the ngspice simulator proposed by Berkeley University as an open-source free simulator [3] .
The use of such simulator for academic purpose reduces the over-cost of the license based simulator used in most universities, without changing the working environment.
IV. DEVELOPED INTERFACE STRUCTURE
The developed graphical interface is based on the SKILL language which is a Lisp dialect used as a scripting language and PCell (Parameterized Cell) description language used in many EDA (Electronic Design Automation) software suites by Cadence Design Systems [1] .
A. Description of the developed interface
This interface aims to prepare the simulation's configuration that will control the free spice simulator. It gives the possibility to:
 Set-up and run the following simulation: i) AC analysis. ii) DC analysis. iii) Transient analysis. iv) Pole and zero analysis. v) DC and AD sensitivity analysis. vi) Distortion analysis. vii) Transfer function analysis. viii) Noise analysis. ix) Operating point analysis. The ability to use all these simulation depends on the capacity of the free spice simulator used with the interface. In our case, the interface is tested, linked to the Ngspice simulator developed by Berkeley [3] .
 Define value of the component's parameters that are defined as a simulation variable. The variable used during simulation can be saved into a normal text file and can be reloaded in any future simulation.
 Configure and perform a parametric analysis. This type of simulation is used by the designer in the optimization step. The interface gives the possibility to sweep a parameter within a particular range and step (our actual interface is limited to one parameter).
 Plotting output data. The output data are plotted using free RAW format plotting software (Gwave in our case). The plot interface communicates with the plotting software (no direct contact with the free tool) and gives the flexibility to choose between the different output data (transient output, AC output, DC output …).
 Configuration of the technology files. This step aims to include the components models by providing the path to the directory where the technology files (libraries and models) are placed.
 Send feedback to the interface developer using a graphical interface. This interface uses the SMTP (Simple Mail Transfer Protocol) protocol and must be configured during the installation step. Fig. 2 shows the interface structure details. 
B. Commands and Data Management
In this paragraph, the data and command flow used to control and link ngspice to the cadence environment are explained.
Once the user draw the schematic in the Cadence Schematic Editor, a SKILL command is transmitted from the interface to the schematic editor in order to extract the circuit components and build the Netlist of the current circuit. Once the Netlist is successfully generated, the interface creates automatically the configuration file based on the information provided by the designer (enabled simulation, simulation set-up information, technology file path …). When clicking on the run button, a command is transmitted from the interface to the Linux environment. This command will launch multiple bash scripts which are prepared to automatically manage the lastly generated files (Netlist, Simulation setup, Data storing commands, and Technology file configuration) and to merge them into one final file which will be considered as input file for the spice simulator. After merging the files, the bash script will launch the simulation automatically. All these steps are transparent for the user and they take less the 100m second to be processed. During the simulation, a Linux terminal will open automatically to serve as a simulation transcript in which the progression of the simulation is printed (it will show if the simulation is successfully terminated or not).
Finally, the simulation result can be plotted by using the plot control window which offers the possibility to plot all the resulting data. As explained before the plotting software is also license free software and is linked directly to the interface which allow the user to Since the spice simulator does not have any restriction on the number of session running in the same time and same environment, the possibility to performed parallel simulation is also offered by the interface. For example, if the designer chose to perform AC, Transient, and Distortion analysis, once the parallel simulation option is enabled the interface will launch each simulation in a different session, so the simulations will be performed in parallel allowing the user to save a large time comparing to the normal-sequential configuration.
V. COMPARING NGSPICE AND SPECTRE RESULTS
In this section, a comparison between, the simulation results obtained using SPECTRE simulator and those obtained using ngspice, is presented.
The circuit under test (CUT) is designed using AMS 0.35µm technology which is used in most universities because of its low cost and good performances. The CUT used for comparison is a CMOS operational amplifier (Op-Amp) used as inverter in an S/H (Sample and Hold) bloc. Fig. 4 shows a simplified view of the test bench used to evaluate the amplifier performances. The performances used for comparison are the set-time, the DC current, the cut-off frequency and the closed loop gain. The set-time and the cut-off frequency are related theatrically to the input and output capacitive part of the transistors in the design. In the other hand, the DC current and the closed loop gain are directly related to the threshold voltage Vth. by using this bench; we will be able to evaluate the accuracy of the ngspice simulator in comparison to the SPECTRE simulator in booth frequency and time domain. Table 1 shows the results obtained by both simulators. The small differences in these results come from the fact that the spice model supported by the ngspice is not the same in SPECTRE which means that the extra spice parameters used in SPECTRE are not taken into account in ngspice. As we notice in the table, the performances related to the capacitive parts of the transistor (Cgs and Cds) are affected.
Otherwise, the overall performance of the operational amplifier is similar in booth ngspice and SPECTRE which proves the ability of ngspice to be used as simulator for academic purposes.
VI. CONCLUSION
A free link between any free spice simulator and the cadence design environment was presented. The motivation to develop such interface was explained and the features available in the free spice simulator are presented in order to demonstrate the capability of the spice simulator to be used in the academic domain. A comparison between, the simulation results obtained using SPECTRE simulator and those obtained using ngspice, was presented to validate the.
